State-of-the-art large scale neuromorphic systems require sophisticated spike event communication between units of the neural network. We present a high-speed communication infrastructure for a waferscale neuromorphic system. based on application-specific neuromorphic communication ICs in an FPGA-maintained environment. The ICs implement configurable axonal delays. https://www.incredibleindiatourtravels.com/