For high performance CPU design. especially on 16 nm and advanced process nodes. with the increase in the number of signoff corner. increasing the clock common path. https://www.jmannino.com/